与 «멀티플렉서»相关的韩语书籍
在以下的参考文献中发现
멀티플렉서的用法。与
멀티플렉서相关的书籍以及同一来源的简短摘要提供其在 韩语文献中的使用情境。
1
DIGITAL ELECTRONICS AND LOGIC DESIGN - 89페이지
Notice that for the 8 x 1 MUX, there are three select lines, 16 x 1 MUX has four select lines, and so on. MUX expansiop MUXes up to 16 input lines are available as IC chips. Higher-order MUXes can be constructed by cascading lower-order ...
2
Digital Design and Computer Architecture - 81페이지
The multiplexer data inputs are connected to 0 or 1 according to the corresponding row of the truth table. In general, a 2N-input multiplexer can be programmed to perform any N-input logic function by applying 0's and 1's to the appropriate ...
David Harris, Sarah Harris, 2010
3
Digital Design with RTL Design, Verilog and VHDL - 103페이지
2.14 Exercises 103 2.72 Design a 16x1 multiplexer using AND, OR, and NOT gates. 2.73 Design a 4-bit 4x1 multiplexer using four 4x1 multiplexers. 2.74 A house has four external doors, each with a sensor that outputs 1 if its door is open.
4
Organizational maintenance repair parts and special tools ... - 11페이지
United States. Dept. of the Army. *1 KOd 3STH I WW N0W4HV1 □wrm'SMli noiv koiS'ESod l.»2i AIMISSV ALPddS *3H0P 10 403119 ONI ki.0 NOtiPiaosio W mil 64C1B 6*t1S K4CI8 90*96 6»f Id »2An«2V20d VIAOf 2Wd »2-iaos2vzoj ...
United States. Dept. of the Army, 1993
5
Digital Logic Design - 106페이지
The sizes of multiplexer available in the TTL family are limited by pin availability on standard MSI chips. With 16-pin chips, multiplexers having 2, 4, and 8 data lines are available and with 24-pin chips it is possible to provide a multiplexer with ...
Brian Holdsworth, Clive Woods, 2002
6
Verilog HDL: A Guide to Digital Design and Synthesis - 1권 - 106페이지
In this section, we consider the 4-to-l multiplexer and 4-bit full adder described in Section 5.l.4, Examples. Previously, these designs were directly translated from the logic diagram into a gate-level Verilog description. Here, we describe the ...
7
Switching Theory and Logic Design - 343페이지
3.200 32X1 MUX using 16x1 MUXs. Example 3.46. Design a 32 X 1 MUX using four 8 X 1 MUXs, and one 4 X 1 MUX. Solution. The 32 X 1MUX can be obtained by using four 8 X 1 MUX and one 4 X 1 MUX. The 32 X 1 MUX has five ...
8
Digital Microwave Communication Systems: With Selected ...
The basic entry in digital transmission being 2 Mbps or 30 channel or El data frame, the output data rate for Ill-order MUX is 34 Mbps. Generally, the IIl-order MUX equipment available are the 2/34 digital MUX equipment or the skip MUX ...
9
Foundations of Digital Logic Design - 283페이지
In Figure 5.31(a), two 4x1 multiplexers are connected to form an 8x1 multiplexer. In this configuration, the ENABLE control line acts like an additional selection line. When ENABLE = 0, the top MUX is enabled (recall that E = 1 enables the ...
Gideon Langholz, Abraham Kandel, Joe L. Mott, 1998
10
Digital Logic and Design and Application - 4-46페이지
4.6.5 Implementation of Combinational Logic using MUX A multiplexer consists of a set of AND gates whose outputs are connected to single OR gate. (Refer Fig. 4.52). Because of this construction any Boolean function in a SOP form can be ...
A.P.Godse, D.A.Godse, 2008
包含词语«멀티플렉서»的新条目
找出国内和国际出版社所讨论的内容，以及词语
멀티플렉서在以下新条目的上下文中是如何使用的。
TI, 하나의 케이블로 데이터, 비디오, 파워 전송이 가능한 업계 최초의 …
서울--(뉴스와이어) 2015년 07월 29일 -- TI (대표이사 켄트 전)는 포트 전원 스위치와 포트 데이터 멀티플렉서를 통합한 업계 최초의 올인원(all-in-one) USB 타입-C ... «뉴스와이어, 七月 15»
아나로그디바이스, 쿼드 채널 프로텍터 및 멀티플렉서 출시
ADG5462F 쿼드 채널 프로텍터, ADG5248F 8:1 멀티플렉서, ADG5249F 차동 4:1 멀티플렉서는 전원이 on/off 상태일 때 +/-55-V의 OVP을 제공하며 핫 스왑이나 ... «아이티비즈, 七月 15»
리니어, I2C 버스 어드레스 트랜스레이터 발표
기존 솔루션들은 어드레싱이 필요한 슬레이브를 소프트웨어적으로 선택하거나 핀으로 선택하는 I2C 멀티플렉서 또는 스위치를 사용해왔다. 그러나, LTC4316-18은 ... «아이티비즈, 六月 15»
도시바, 전원공급 보호 기능 듀얼 인풋 파워 멀티플렉서 IC 출시
... 메일보내기; 인쇄하기. 크게. 작게. 메일. 인쇄. 신고. 도시바 반도체/스토리지 제품 컴퍼니가 2개의 전원을 변환해주는 파워 멀티플렉서 IC를 출시했다고 발표했다. «CCTV NEWS, 三月 15»
